



(19)

(11) Publication number: 10

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: 09100094

(51) Intl. Cl.: H01L 29/78 H01L 21/336

(22) Application date: 17.04.97

(30) Priority:

(43) Date of application
publication: 04.11.98(84) Designated contracting
states:

(71) Applicant: NEC CORP

(72) Inventor: MASUOKA SADA AKI


(74) Representative:

(54) MANUFACTURE OF
SEMICONDUCTOR DEVICE


(57) Abstract:

PROBLEM TO BE SOLVED: To suppress leakage by suppressing the short channel effect, preventing a punch through, and sufficiently repairing a defect in a pocket region introduced at ion implantation.

SOLUTION: A gate insulation film 102, a polysilicon film 103a and a WSi film 103b are formed on a p-type silicon substrate 101, to pattern into a gate electrode shape. Then, a polysilicon film 103a is side-etched to form a T-shaped gate electrode 103, and then As⁺ 104 is implanted to form a source/drain region 105. Then a Ti film 106 is accumulated in a collimate sputtering process, etc., and BF₂⁺ is implanted obliquely to form a pocket region 108. After this, the Ti film 106 is removed, and high-temperature heat treatment is performed, to repair a defect introduced by activation of implantated ionic species and ion implantation.



COPYRIGHT: (C)1998,JPO



RESEARCH

My Account | Products | News | Events

Search: Quick/Number Boolean Advanced

The Delphion Integrated View

Buy Now: More choices...

Tools: Add to Work File: Create new Work F

View: INPADOOC | Jump to: Top

Go to: Derwent...

Title:

JP10294453A2: MANUFACTURE OF SEMICONDUCTOR DEVICE

Country:

Japan

Kind:

A

Inventor:

ASUOKA SADAAKI

Assignee:

NEC CORP

[News, Profiles, Stocks and More about this company](#)

Published / Filed:

Nov. 4, 1998 / April 17, 1997

Application

JP1997000100094

Number:

IPC Code:

H01L 29/78; H01L 21/336;

Priority Number:

April 17, 1997 JP1997000100094

Abstract:

PROBLEM TO BE SOLVED: To suppress leakage by suppressing the short channel effect, preventing a punch through, and sufficiently repairing a defect in a pocket region introduced at ion implantation.

SOLUTION: A gate insulation film 102, a polysilicon film 103a and a WSi film 103b are formed on a p-type silicon substrate 101, to pattern into a gate electrode shape. Then, a polysilicon film 103a is side-etched to form a T-shaped gate electrode 103, and then As+ 104 is implanted to form a source/drain region 105. Then a Ti film 106 is accumulated in a collimate sputtering process, etc., and BF2+ is implanted obliquely to form a pocket region 108. After this, the Ti film 106 is removed, and high-temperature heat treatment is performed, to repair a defect introduced by activation of implanted ionic species and ion implantation.

COPYRIGHT: (C)1998,JPO

Family:

[Show 2 known family members](#)


Forward

References:

PDF	Patent	Pub.Date	Inventor	Assignee	Title
	US6281052	2001-08-28	Shinmura; Toshiki	NEC Corporation	Method of manufactur semiconductor device

Other Abstract Info:

None



Nominate this for the Ga

© 1997-2002 Delphion, Inc.

Research Subscriptions | Privacy Policy | Terms & Conditions | Site Map | Contact Us